

# Adaption of Power Gating in Positive Feedback Adiabatic Logic Circuits

Aarushi Mann, Naman Malhotra, Neeta Pandey\*

Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India

## Article Info

Article history:

Received 16 January 2019

Received in revised form

25 July 2019

Accepted 28 July 2019

Available online 15 September 2019

## Keywords:

Adiabatic Logic, Low power, VLSI, Power Gating

## Abstract

Positive Feedback Adiabatic Logic (PFAL), a quasi static and differential logic adiabatic family, is one of the most robust, with significant reduction in power consumption has been chosen in this work. Power Gating has been adapted in order to further reduce power dissipation. It is accomplished by sleep state control units that switch circuits between awake and idle. Two power gating methodologies, footer and header, have been evaluated and compared. The functional verification and power evaluations have been performed using TSPICE simulations with 180nm TSMC CMOS parameters. Power consumption has also been examined by varying supply voltage, frequency of the power clock signal and load capacitance. The observed overhead in awake state power dissipations is compensated for with the significant decrease in idle state power dissipation.

## 1. Introduction

Excessive and continual use of portable electronics like smartphones, tablets and laptops is the norm of today's world. With electronic devices penetrating every part of our life right from the early morning news on a tablet to late night chat on our smart phones, longer battery lifetime is the need of the hour [1]. Power dissipation of the circuit, being the most important factor dictating its battery lifetime, is desired to be as low as possible. Low power VLSI design is thus, a very crucial step in design of modern electronics [2].

Many techniques like voltage scaling and shrinking feature size have been employed in static CMOS, the most popular logic family in IC design, which help in reducing power dissipation [1]. CMOS logic suffers from primarily three factors of power dissipation, dynamic (switching), static and short circuit power dissipation. The dynamic power dissipation is directly proportional to the input frequency, thus the former increases with an increase in the latter [2]. Recent devices perform extremely fast computations and processes, as they are designed to work at higher frequencies, hence dissipate large amounts of power. Adiabatic logic is yet another logic style wherein charge is recovered back to power supply from the load capacitance. Therefore, this logic style has great potential to reduce power dissipation beyond the limit imposed by static CMOS logic style [3].

Adiabatic logic design reduces power dissipation drastically. This logic provides a method to utilize the energy stored in load capacitors unlike the traditional way of wasting the energy stored in load capacitor by discharging it to the ground. Different topologies of adiabatic circuit designing has been developed, they use sinusoidal or four phase trapezoidal power supply [4].

With the advent of modular designing and different circuits combining to together function as a whole unit, there is a lot of power wasted on the sub-circuits that are not computing at each instant of time [5].

Therefore these sub-circuits can be turned off while they are not contributing anything to the whole unit, this is achieved by introducing Power Gating in the circuit. Two methodologies for power gating have been employed in this paper, namely, header and footer, specifically on adiabatic full adder circuits because of their wide range of applications [1]. Adders are used in a variety of application ranging from

\*Corresponding Author,

E-mail address: n66pandey@rediffmail.com;

Phone No-- +91-98687 80900

All rights reserved: <http://www.ijari.org>

basic arithmetic blocks to advanced systems like DSP, filtering and image processing [6].

This paper is organized in seven sections including the introductory one. The second section discusses about Positive Feedback Adiabatic Logic Family which has been studied in detail for power evaluations. Section 3 sheds light on methods to further minimize power in adiabatic circuits. This section discusses about the two gating methods used to design circuits. The fourth section briefly discusses about full adders. Section 5 comprises of the functional verifications and power evaluations. Conclusions have been drawn in the next section followed by references in the last section.

## 2. Positive Feedback Adiabatic Logic (PFAL)

The PFAL family consists of a latch made by two cross coupled inverters (M1, M2, M3 and M4), which provides the positive feedback [7]. The generic cell of PFAL is shown in Fig. 1.




Fig. 1: Generic cell of PFAL

It generates both the output and its complement when both input and complement of input is applied. The NMOSs M3, M4 and PMOSs M1, M2 form the cross coupled inverters that drive the two complementary outputs. The two NMOS networks F and its complement  $\bar{F}$  act as the pull up networks in the PFAL family. When the function block F is active the output OUT is charged and its complement  $\bar{OUT}$  is discharged and vice versa for when function block  $\bar{F}$  is active. PFAL is one of the adiabatic logic families that use a four phase trapezoidal power clock as shown in Fig.2. The adiabatic families make use of sinusoidal or trapezoidal power supply [8].

The four phases are evaluate phase, where the actual computation of output takes place, hold phase for holding the output stable for the next cascaded block, third phase is the when the charge is recovered from load capacitance back to

source hence it is called recovery phase, finally the last wait phase has been introduced to maintain symmetry, in this phase both output nodes remain discharged [1,8].




Fig. 2: Four Phase Trapezoidal Clock

**3. Further Power Reduction**

Techniques like voltage scaling, transistor sizing, power gating and shrinking feature size have been employed to reduce power dissipation [9]. Power gating being a coherent and robust has been adapted to PFAL, here state control transistors are used to switch circuit between active and ideal states. Two different gating methods, header and footer, have been mentioned in this work employed using a full adder [10]. Power gating is an approach to occasionally turn off the circuits, by isolating one of the power rails Vclk or ground which are not operational [1,10]. The generic cell of a power gated PFAL family is shown in Fig.2.




Fig. 3: Generic cell of a power gated PFAL family

Figure 2, shows footer sleep state control unit which has a NMOS connected to the main circuit and the ground, as it required for passing a strong low (0V) [3]. This NMOS creates a virtual ground on Node N2 in awake state whereas in the idle state, this node N2 becomes a floating state [3, 11].

Similarly, the header sleep state control unit is a transmission gate (TG) for passing the trapezoidal clock, which consists of both high and low voltage signals, so as to create a Virtual Vclk at node N1 in awake state and no charging path in idle state [3, 11].

**4. Low Power Full Adder**

Full adders are rudimentary yet extremely salient building blocks of any digital system. Thus we initiate the efforts for more efficient full adders in terms of performance, accuracy, power requirements, speed and flexibility. The modern day devices are moving towards digitization and fast data computation [12].

An adder is a potent circuit that performs addition of numbers. Addition is a basic operation used to realize complex mathematical operators like integration, differentiation and equations utilizing subtraction, multiplication and division which can be implemented by

monitored use of adders in a particular way, hence an adder plays a vital role in all computations [12].

With the demand for high speed processing and low power design being accelerated by expanding computer and signal processing applications, it makes adders even more important. Adders are used as basic building blocks in DSP systems, filtering, digital image processing and machine learning applications [12].

A full adder is a three input-two output adder, where the two outputs are denoted as Sum and C<sub>out</sub> (CARRY), with inputs A, B and the input carry C [13]. The governing equations for functionality of a full adder are given in (1) and (2)

$$\text{SUM} = A \oplus B \oplus C \quad (1)$$

$$\text{CARRY} = A.B + B.C + C.A \quad (2)$$

Sum is implemented as exclusive-OR of the three inputs of the full adder and the output Cout is implemented as mentioned in Eqn. 2. PFAL based Full adder implementation is depicted in Fig.4.





Fig. 4: Schematic of PFAL based Full adder (a) Sum (b) Cout

**5. Simulation Results**

This section entails the functional verification of PFAL based Full Adder of Fig. 4 and its gated version obtained by applying the concept given in Fig. 3. The technology node of 180 nm TSMC CMOS is considered and a trapezoidal power clock of frequency 200MHz is applied.

**5.1 Functional Verification**


The time domain simulation of PFAL based un-gated Full adder, footer gated and header gated full adder functions are placed in Fig. 5. In awake state i.e. Sleep signal is high and the output follows the full adder functionality whereas for a low on sleep makes output in floating state/ grounded for footer/ header gated scheme.



**Fig. 5:** Time domain simulation waveforms for (a)un-gated, (b)footer gated and (c) header gated PFAL based Full adder

**5.2 Variation of Power Dissipation with Load Capacitance**

The evaluations have been performed at a power supply of 1.8V and a constant input frequency of 200 MHz for full adder. The results have been in compiled in graph in Fig.6




**Fig. 6:** PFAL based Full Adder Power Dissipation w.r.t Load Capacitance

The power dissipation of the gated PFAL full adder is measured for various load capacitances ranging from 10fF to 80fF. Power dissipated increases with increase in load capacitance. Gated circuit in active state consume more power than its ungated counterpart throughout the range of capacitances.

**5.3 Variation of Power Dissipation with Supply Voltage**

The evaluations have been performed at a load capacitance of 10fF and a constant input frequency of 200 MHz for full adder. The results have been in compiled in graph in Fig.7




**Fig. 7:** PFAL Based Full Adder Power Dissipation w.r.t Supply Voltage

The graph shows the increasing trend of the power dissipation with supply voltage, with gated active circuits dissipating more power than ungated counterpart, with header active circuits consuming notably more power. On the other hand, header idle circuits dissipate negligible power as compared to footer idle.

**5.4 Variation of Power Dissipation with Input Frequency**

The evaluations have been performed at a power supply of 1.8V and a constant input frequency of 200 MHz for full adder. The results have been in compiled in graph in Fig.8



**Fig. 8:** PFAL based Full Adder Power Dissipation w.r.t Input Frequency

As seen in the graph the power dissipation increases with frequency and a sharp rise is observed after 100MHz. Similar trend is observed here with with header idle circuits having negligible dissipation while its active state has largest power dissipation. The footer gated circuits have less active power than header but there is significant dissipation in idle state.

**6. Conclusions**

In the present paper, full adder has been implemented using ungated and gated topologies of PFAL. The performance of the full adder has been evaluated using 180nm TSMC parameters on TSPICE. The variation of power consumption with load capacitance, input frequency and supply voltages

depict that the gating in adiabatic circuits further reduces power up to a large extent.

The observed overhead in awake state power dissipations is compensated for with the significant decrease in idle state power dissipation, with footer gated structures having approximately one fourth power dissipation in idle state as compared to its ungated counterpart. Whereas header gated structures have almost negligible idle state power consumption. Power saving has been achieved remarkably in the proposed power efficient 1-bit full adder using gated PFAL.

### References

- [1] P Teichmann. Adiabatic Logic, In Future Trend And System Level Perspective, Springer Series In Advance Microelectronics, 2012
- [2] JM Rabaey, A Chandrakasan, B Nikolic. Digital Integrated Circuits, A Design Perspective, Second Edition, 2003
- [3] SM Kang, Y Leblebici. CMOS Digital Integrated Circuits Analysis & Design, Third Edition, 2002
- [4] S Machanooru, N Bandi. A novel low power high speed positive feedback adiabatic logic, International Conference on Innovations in Information, Embedded and Communication Systems, 10.1109/ICIIECS.2017.8275936, 2017, 1-5
- [5] P Teichmann, J Fischer, S Henzler. Power clock Gating in Adiabatic Logic Circuits, Proc. PATMOS, 2005, 638-646.
- [6] M Deenadhayalan, R Poomurugan. Low Power Efficient D-Latch Based Carry-Select Adder, International Conference on Electrical, Information and Communication Technology, 2015, 15-16.
- [7] S Machanooru, N Bandi. A Novel Low Power High Speed Positive Feedback Adiabatic Logic, International Conference On Innovations In Information, Embedded And Communication Systems, 10.1109/ICIIECS.2017.8275936, 2017, 1-5.
- [8] AK Bakshi, M Sharma. Design of basic gates using ECRL and PFAL, International Conference on Advances in Computing, Communications and Informatics, 2013, 580-585.
- [9] KK Sahu. Adiabatic Logic Design for Low Power VLSI Applications, 111EI0259, 2014-2015
- [10] W Morell, A Srivastava. Evaluation of Four Power Gating Schemes Applied To ECRL Adiabatic Logic, 2018
- [11] S Syedhusain, L Papayee. A Robust and Reconfigurable Multi-Mode Power Gating Architecture, International Conference on Electrical, Information and Communication Technology, 2015, 213-216.
- [12] M Deenadhayalan, R Poomurugan. Low Power Efficient D-Latch Based Carry-Select Adder, International Conference on Electrical, Information and Communication Technology, 2015, 15-16.
- [13] AK Yadav, BP Shrivatava, AK Dadoriya. Low power high speed 1-bit full adder circuit design at 45nm CMOS technology, International Conference on Recent Innovations in Signal Processing and Embedded Systems, 2017, 427-432.